DRDO-CEPTAM Multi Tasking Staff Online Form 2020

-


Name of the Post: DRDO-CEPTAM Multi Tasking Staff Online Form 2020
Post Date: 13-12-2019
Latest Update: 23-12-2019
Total Vacancy: 1817

Job Details: Defence Research & Development Organization (DRDO)-Centre For Personnel Talent Management (CEPTAM) has announced notification for the recruitment of Multi Tasking Staff (MTS) Vacancies. Those candidates who are interested in the vacancy details & completed all eligibility criteria can read the Notification & Apply Online.

Application Fee Details:
  • Application fee: Rs. 100/-
  • For All Women/ SC/ ST/ PWB/ ESM: Nil
  • Payment Mode: Online Through Credit Card/ Debit Card/ Net Banking


    • Importance Dates:
  • Starting Date to Apply Online: 23-12-2019 (TIME: 1000 HRS)
  • Last Date to Apply Online: 23-01-2020 (TIME: 1700 HRS)
  • Date of Tier I Exam (CBT): To be Notified Later


    • Age Limite:
  • Age Limit: 18 – 25 Years
  • Age relaxation is applicable as per rules.

    • Qualification:
    Candidates should possess 10th Class/ ITI Pass.

     Online apply: http://detceptam.com/drdoceptam/
    Notification: http://detceptam.com/drdoceptam/uploads/loadpdf.php?file=k7m5p+fQk8y6vtrWxtnZy9aV2sm0cN7Yk6ed13A=&t=xa3HrKHRyM4=#toolbar=0&navpanes=0

    Comments

    Post a Comment

    Popular posts from this blog

    VEDA IIT Jr engineer trainees 2020 || Syllabus topic Exam Patten

    -
    Image
    VEDA IIT Jr. Engineer Trainee 2020  Syllabus & Test Pattern: The focus of the exam is to evaluate the applicant’s knowledge in Digital, Microprocessors, C Programming and aptitude. Presence of mind, attitude, intuition and ability to apply knowledge will be important for success in the exam. The written exam comprises of 1 mark, 2 marks, 3 marks/4 marks questions in the following pattern Fill in the blanks Short Answers Questions Problems Examination Syllabus for Main test : *Applicants need to bring their own pencils, pens, erasers etc. Question paper cum answer booklet will be provided at the center. Sample Questions with Online Exam With  India Bix click below link for syllabus online exam and Sample Questions https://cornerlearner.blogspot.com/2020/01/veda-iit-sample-questions-paper.html?m=1 Basic Electronics & Aptitude Voltage and Current Parallel Circuits Capacitors RLC Circuits and Resonance Operational Amplifiers Ohm's Law Alt...
    Read more

    VEDA IIT Sample Questions Paper

    -
    Image
    VEDA IIT Junior Engineer Trainee sample exam Questions Voltage and Current Parallel Circuits Capacitors RLC Circuits and Resonance Operational Amplifiers Ohm's Law Alternating Current and Voltage RL Circuits Time Response of Reactive Circuits Basic Op-Amp Circuits Measurement, Conversion and Control Alternating Current vs Direct Current Bipolar Junction Transistors (BJT) Thyristors and Tranducers Number Systems and Codes Logic Circuit Simplification Programmable Logic Devices (PLD) Combinational Logic Circuits Sequential Logic Circuits Semiconductor Memory Computer Hardware and Software https://cornerlearner.blogspot.com/2020/01/veda-iit-jr-engineer-trainees-2020.html?m=1 Aptitude sample Questions 1. 90 people applied for a job as a salesperson for a book publishing company. 10 of the applicants had never worked in sales or in publishing business. 65 had worked in sales at some point and 58 had some background in publishing.How many of the applicants...
    Read more

    VLSI mini and major project best in 2020

    -
    VLSI Mini and major project for ECE 2019 to 2020 1. Reconfigurable Constant Multiplication for FPGAs 2. Design of Power and Area Efficient Approximate Multipliers 3. Multipliers-Driven Perturbation of Coefficients for Low-Power Operation in Reconfigurable FIR Filters 4. A Computationally Efficient Reconfigurable Constant Multiplication Architecture Based on 5. CSD Decoded Vertical–Horizontal Common Sub-Expression Elimination Algorithm 6. Design of Low Power 8-Bit Carry Select Adder Using Adiabatic Logic 7. Hardware Design of an Energy-Efficient High-Throughput Median Filter 8. VLSI Implementation of 3D Integer DCT for Video Coding Standards 9. Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication 10. Pre-Encoded Multipliers Based on Non-Redundant Radix-4 Signed-Digit Encoding 11. Delay Efficient Error Detection and Correction of Parallel IIR Filters using VLSI Algorithms 12. Addition of Miller...
    Read more